The Chipex Team successfully managed the complete project lifecycle for a custom PLL IP for SCL, from defining initial specifications to achieving first-pass silicon success
Activities Undertaken:
a) Analog Schematic & layout
b) Packaging & Test Board Development
c) Silicon Testing
